


Project Code: 4PD0AB010001
PCB(Raw Card): 16820-1



RESISTOR


CAPACITOR

WWW.AITECH1.RU

«Core Design»		
<div>緯創資通Wistron Corporation21F, 6th. Sec. 1, Hsin Tai Hsi Rd., Hsinshih, Taipei Mayor 221, Taiwan, R.O.C.</div>		
RevEC HISTORY		
Rev	Document Number	Rev
C	TS1	1
Date: Thursday, November 03, 2016Sheet 1 of 100		

	PIN	Interleave	Non-Interleave
Block 4	AY39	DDRO_DQ[32]	DDR1_DQ[0]
	AW39	DDRO_DQ[33]	DDR1_DQ[1]
	AY37	DDRO_DQ[34]	DDR1_DQ[2]
	AM37	DDRO_DQ[35]	DDR1_DQ[3]
	BB39	DDRO_DQ[36]	DDR1_DQ[4]
	BA39	DDRO_DQ[37]	DDR1_DQ[5]
	BA37	DDRO_DQ[38]	DDR1_DQ[6]
	BB37	DDRO_DQ[39]	DDR1_DQ[7]
	AY35	DDRO_DQ[40]	DDR1_DQ[8]
	AW35	DDRO_DQ[41]	DDR1_DQ[9]
	AY33	DDRO_DQ[42]	DDR1_DQ[10]
	AW33	DDRO_DQ[43]	DDR1_DQ[11]
	BB35	DDRO_DQ[44]	DDR1_DQ[12]
	BA35	DDRO_DQ[45]	DDR1_DQ[13]
	BA33	DDRO_DQ[46]	DDR1_DQ[14]
	BB33	DDRO_DQ[47]	DDR1_DQ[15]
Block 5	AU40	DDR1_DQ[32]	DDR1_DQ[16]
	AT40	DDR1_DQ[33]	DDR1_DQ[17]
	AT37	DDR1_DQ[34]	DDR1_DQ[18]
	AU37	DDR1_DQ[35]	DDR1_DQ[19]
	AR40	DDR1_DQ[36]	DDR1_DQ[20]
	AP40	DDR1_DQ[37]	DDR1_DQ[21]
	AP37	DDR1_DQ[38]	DDR1_DQ[22]
	AR37	DDR1_DQ[39]	DDR1_DQ[23]
	AT33	DDR1_DQ[40]	DDR1_DQ[24]
	AU33	DDR1_DQ[41]	DDR1_DQ[25]
	AU30	DDR1_DQ[42]	DDR1_DQ[26]
	AT30	DDR1_DQ[43]	DDR1_DQ[27]
	AR33	DDR1_DQ[44]	DDR1_DQ[28]
	AP33	DDR1_DQ[45]	DDR1_DQ[29]
	AR30	DDR1_DQ[46]	DDR1_DQ[30]
	AP30	DDR1_DQ[47]	DDR1_DQ[31]
Block 6	AY31	DDRO_DQ[48]	DDR1_DQ[32]
	AW31	DDRO_DQ[49]	DDR1_DQ[33]
	AY29	DDRO_DQ[50]	DDR1_DQ[34]
	AW29	DDRO_DQ[51]	DDR1_DQ[35]
	BB31	DDRO_DQ[52]	DDR1_DQ[36]
	BA31	DDRO_DQ[53]	DDR1_DQ[37]
	BA29	DDRO_DQ[54]	DDR1_DQ[38]
	BB29	DDRO_DQ[55]	DDR1_DQ[39]
	AY27	DDRO_DQ[56]	DDR1_DQ[40]
	AW27	DDRO_DQ[57]	DDR1_DQ[41]
	AY25	DDRO_DQ[58]	DDR1_DQ[42]
	AW25	DDRO_DQ[59]	DDR1_DQ[43]
	BB27	DDRO_DQ[60]	DDR1_DQ[44]
	BA27	DDRO_DQ[61]	DDR1_DQ[45]
	BA25	DDRO_DQ[62]	DDR1_DQ[46]
	BB25	DDRO_DQ[63]	DDR1_DQ[47]
Block 7	AU27	DDR1_DQ[48]	DDR1_DQ[48]
	AT27	DDR1_DQ[49]	DDR1_DQ[49]
	AT25	DDR1_DQ[50]	DDR1_DQ[50]
	AU25	DDR1_DQ[51]	DDR1_DQ[51]
	AP27	DDR1_DQ[52]	DDR1_DQ[52]
	AN27	DDR1_DQ[53]	DDR1_DQ[53]
	AN25	DDR1_DQ[54]	DDR1_DQ[54]
	AP25	DDR1_DQ[55]	DDR1_DQ[55]
	AT22	DDR1_DQ[56]	DDR1_DQ[56]
	AU22	DDR1_DQ[57]	DDR1_DQ[57]
	AU21	DDR1_DQ[58]	DDR1_DQ[58]
	AT21	DDR1_DQ[59]	DDR1_DQ[59]
	AN22	DDR1_DQ[60]	DDR1_DQ[60]
	AP22	DDR1_DQ[61]	DDR1_DQ[61]
	AP21	DDR1_DQ[62]	DDR1_DQ[62]
	AN21	DDR1_DQ[63]	DDR1_DQ[63]

LOGIC



	PIN	Interleave	Non-Interleave
Block 4	BA38	DDRO_DQSN[4]	DDR1_DQSN[0]
	AY38	DDRO_DQSP[4]	DDR1_DQSP[0]
	AY34	DDRO_DQSN[5]	DDR1_DQSN[1]
	BA34	DDRO_DQSP[5]	DDR1_DQSP[1]
Block 5	AT38	DDR1_DQSN[4]	DDR1_DQSN[2]
	AR38	DDR1_DQSP[4]	DDR1_DQSP[2]
	AT32	DDR1_DQSN[5]	DDR1_DQSN[3]
	AR32	DDR1_DQSP[5]	DDR1_DQSP[3]
Block 6	BA37	DDR1_DQSN[6]	DDR1_DQSN[4]
	AY37	DDR1_DQSP[6]	DDR1_DQSP[4]
	AY33	DDR1_DQSN[7]	DDR1_DQSN[5]
	BA33	DDR1_DQSP[7]	DDR1_DQSP[5]
Block 7	AR25	DDR1_DQSN[6]	DDR1_DQSN[6]
	AR27	DDR1_DQSP[6]	DDR1_DQSP[6]
	AR22	DDR1_DQSN[7]	DDR1_DQSN[7]
	AR21	DDR1_DQSP[7]	DDR1_DQSP[7]

LOGIC

PIN	DDR3L	LPDDR3	DDR4
AY48	DDR1_MA[5]	DDR1_CAA[0]	DDR1_MA[5]
AP50	DDR1_MA[9]	DDR1_CAA[1]	DDR1_MA[9]
BA48	DDR1_MA[6]	DDR1_CAA[2]	DDR1_MA[6]
BB48	DDR1_MA[8]	DDR1_CAA[3]	DDR1_MA[8]
AP48	DDR1_MA[7]	DDR1_CAA[4]	DDR1_MA[7]
AP52	DDR1_BA[2]	DDR1_CAA[5]	DDR1_BG[0]
AN50	DDR1_MA[12]	DDR1_CAA[6]	DDR1_MA[12]
AN48	DDR1_MA[11]	DDR1_CAA[7]	DDR1_MA[11]
AN53	DDR1_MA[15]	DDR1_CAA[8]	DDR1_ACTH
AN52	DDR1_MA[14]	DDR1_CAA[9]	DDR1_BG[1]
BA43	DDR1_MA[13]	DDR1_CAB[0]	DDR1_MA[13]
AY43	DDR1_CAG#	DDR1_CAB[1]	DDR1_MA[15]
AY44	DDR1_WB#	DDR1_CAB[2]	DDR1_MA[14]
AW44	DDR1_RAS#	DDR1_CAB[3]	DDR1_MA[16]
BB44	DDR1_BA[0]	DDR1_CAB[4]	DDR1_BA[0]
AY47	DDR1_MA[2]	DDR1_CAB[5]	DDR1_MA[2]
BA44	DDR1_BA[1]	DDR1_CAB[6]	DDR1_BA[1]
AW46	DDR1_MA[10]	DDR1_CAB[7]	DDR1_MA[10]
AY46	DDR1_MA[1]	DDR1_CAB[8]	DDR1_MA[1]
BA46	DDR1_MA[0]	DDR1_CAB[9]	DDR1_MA[0]
BB46	DDR1_MA[3]	Not Used	DDR1_MA[3]
BA47	DDR1_MA[4]	Not Used	DDR1_MA[4]

LOGIC

WWW.AITECH1.RU


Core Design

緯創資通

Wistron Corporation

CPU(3/16) : DDR CHANNEL-B

Doc. Title, Version, Date, Rev. 1.0



WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title **CPU(4/16) : MISC/JTAG**

Size
A4

Document Number

TS1


Rev
1

Date: Thursday, November 03, 2016

Sheet 6 of 103

GPP_C5/SML0ALERT# (LPC or eSPI)	
HIGH	eSPI is selected
LOW	LPC is selected (Default)

GPP_C2/SMBALERT# (TLS Confidentiality)	
HIGH	Enable ME Crypto TLS with C
LOW	Disable ME Crypto TLS (Defau


[illegible]

SPI0_02 (Consent Strap)	
HIGH	Enable (Default)
LOW	Disable

SPI0_MOSI (Boot Alt)	
HIGH	Disable (Default)
LOW	Enable


SPI0_IO3 (A0 Personality Strap)	
HIGH	Disable(Default)
LOW	Enable

SPI0_MISO (JTAG ODT Disable)	
HIGH	Enable (Default)
LOW	Disable



GPP_B22/GSPI1_MOSI (Boot BIOS Destination)	
HIGH	Boot BIOS from LPC
LOW	Boot BIOS from SPI (Default)

GPP_B18/GSPI0_MOSI (No Reboot)	
HIGH	Enable "No Reboot" Mode
LOW	Disable "No Reboot" Mode (Default)




VIDEO_ID	R811
SWG	ASM
UMA	NO_ASM

- LOGIC

Flexible I/O Configuration			
I/O	High Speed Signals	Configuration	Net Name
Port 1	USB3 1	USB3 1	USB3P0
Port 2	USB3 2/SSIC	USB3 2	USB3P1
Port 3	USB3 3	USB3 3	USB3P2
Port 4	USB3 4	USB3 4	USB3P3
Port 5	USB3 5/PCIE 1	PCIE 1 (x4)	PCIE0_L0
Port 6	USB3 6/PCIE 2	PCIE 2 (x4)	PCIE0_L1
Port 7	PCIE 3 (GbE)	PCIE 3 (x4)	PCIE0_L2
Port 8	PCIE 4 (GbE)	PCIE 4 (x4)	PCIE0_L3
Port 9	PCIE 5 (GbE)	PCIE 5 (GbE)	PCIE4
Port 10	PCIE 6	PCIE 6	PCIE5
Port 11	PCIE 7/SATA 0	PCIE 7 (x2)	PCIE6_L1
Port 12	PCIE 8/SATA 1A	GPIO STRAP	PCIE6_L0_SATA1
Port 13	PCIE 9 (GbE)	PCIE 9 (x2)	PCIE8_L1
Port 14	PCIE 10 (GbE)	PCIE 10 (x2)	PCIE8_L0
Port 15	PCIE 11/SATA 1B	PCIE 11 (x2)	PCIE10_L0
Port 16	PCIE 12/SATA 2	GPIO STRAP	PCIE10_L1_SATA2

PCIe Port Assignment	
0 (x4)	dGPU
4	Gbe PHY
5	M.2 WLAN Slot Port0
6(x2)	Optane x2 or M.2 WLAN Slot Port1 x1
8(x2)	Alpine Ridge-UP
10 (x2)	Main Storage x2

SATA Port Assignment	
0 (PCIe 7)	
1A	SATA SSD on WWAN slot
1B (PCIe11)	
2	SATA SSD Main Storage




USB Port Assignment	
0	USB 3.0 System Port (AQU)
1	USB 3.0 System Port (Debug)
2	Smart Card Reader
3	USB 3.0 System Port(SUB)/DOCK
4	IR camera
5	WWAN Card
6	M.2 WLAN Slot for BT
7	USB Camera
8	Fingerprint Reader
9	Touch Panel

USB 3.0 Port Assignment	
0	USB 3.0 System Port (AQU)
1	USB 3.0 System Port
2	Media Card controller
3	USB 3.0 System Port(SUB)/DOCK
4	(PCIe 1)
5	(PCIe 2)

Pericom PI3PCIE3212ZBE 071.33212.0003
 NXP CBT02043ABQ 071.02043.0003
 TOSHIBA TC7PC1321ZMT 071.73212.0003

Pericom PI3USB102ZME 73.3US10.D03
 NXP NX3DV42GU 73.00342.003

緯創資通 Wistron Corporation
 2/F, 38, Sec. 1, Hsin-Tai Rd., Hsinchu, Taiwan 30501, Taiwan, R.O.C.
CPU(8/16) : PCIE/USB/SATA
 Doc. Number **TS1** Rev. **1**
 Date: Thursday, November 04, 2010 Sheet 16 of 18



TABLE

LEVEL	PLANAR ID			
	3	2	1	0
	R1106	R1107	R1108	R1109
1	NA	NA	NA	NA
0	ASM	ASM	ASM	ASM

TABLE

LEVEL	PLANARID[3..0]		
	UMA	GeForce (N16S-GTR)	Quadro(N17M-Q1)
SDV	0000B	0001B	0010B
FVT1/FVT2	0011B	0100B	0101B
SIT/SIT2	0110B	0111B	1000B
SVT	1001B	1010B	1011B
MP	1100B	1101B	1110B

TABLE

	R1103
Kabylake	DY
Skylake	ASM

WWW.AITECH1.RU

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

CPU(9/16) : CSI-2/EMMC

Size

Custom

Document Number

TS1

Rev

1

Date:

Thursday, November 03, 2016

Sheet


11

of

103

X1201
TXC 7R24080003
EPSON Q22FA1280055800
KDS 1ZZHAE24000CCOG

	TXC	EPSON	KDS
X1201	082.30006.0341	082.30006.0321	082.30006.0301
R1202	1M	1M	1M
C1201	6.8P	6.8P	6.8P
C1202	6.8P	6.8P	6.8P





X1202
TXC 9H03280012 082.30003.0351
EPSON X1A0001410002 082.30003.0341
KDS 1TJF090DJ1A000B 082.30003.0241


	TXC	EPSON	KDS
X1202	082.30003.0351	082.30003.0341	082.30003.0241
R1204	10M	10M	10M
C1201	4.7P	4.7P	4.7P
C1202	4.7P	4.7P	4.7P

Add in FVT2

WWW.AITECH1.RU







WWW.AITECH1.RU

Core Design

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Te Wu Rd., Hsueh,
Taipei Hsien 221, Taiwan, R.O.C.

File CPU(15/16) : GND

Size	Document Number	Rev
A3	TS1	1

Date: Thursday, November 03, 2016 Sheet 17 of 100

<p>CFG0 : Stall Reset Sequence after PCU PLL Lock until de-asserted 1 : No Stall 0 : Stall</p>
<p>CFG3 : MSR Privacy Bit Feature 1 : MSR (C80h) bit[0] setting 0 : MSR (C80h) bit[0] overridden</p>
<p>CFG4 : eDP Enable 1 : Disabled 0 : Enabled</p>
<p>CFG9 : SVID Bus Communication 1 : Enabled 0 : Disabled</p>



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016		Sheet 18 of 103




TABLE			
Logic	Ref Des	Merged	DCI 2.0
Page 7	R712	ASM	NO_ASM
Page 18	R1801	ASM	NO_ASM
Page 19	XDP1	ASM	NO_ASM
	C1901	ASM	NO_ASM
	R1901	ASM	NO_ASM
	R1902	ASM	ASM
	R1903	ASM	ASM
	R1904	ASM	NO_ASM
	R1905	ASM	NO_ASM

↑
LOGIC

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

TitleXDP CONNECTOR

SizeA4

Document Number


TS1

Rev1

Date: Thursday, November 03, 2016

Sheet19

of103



for test point, page 91

RTC_CONN1 >> RTC_CONN1 99

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.

Title **RTC BATTERY**

Size
A4


Document Number







TS1

Rev
1

Date: Thursday, November 03, 2016

Sheet 20 of 103












ASM from EMI request.

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 68, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR4 SO DIMM MEMORY CH-A (2/2)			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 23 of	103






ASM from EMI request.

WWW.AITECH1.RU


<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DDR4 SO DIMM MEMORY CH-B (2/2)			
Size A4	Document Number TS1	Rev 1	
Date: Thursday, November 03, 2016		Sheet 25	of 103

Q2601		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001



TP power on/off Sequence:



BLANK


WWW.AITECH1.RU

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
BLANK					
Size	Document Number		Rev		
A	TS1		1		
Date:	Thursday, November 03, 2016				
		Sheet	28 of 103		


TS1

FOR PCIE ONLY





FOR SATA/PCIE





IFDET

2.5 inch HDD/SSD	GND
M.2 SATA SSD	GND
M.2 PCIe SSD	3.1V



WWW.AITECH1.RU

BLANK

WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size	Document Number		Rev
A	TS1		1
Date:	Thursday, November 03, 2016		
		Sheet	32 of 103

TS1

Port1: Right(AOU)





TABLE of TVS DIODE: ED3302

	Vendor	Vendor P/N	Wistron P/N
1st	AOS	AOZ8808DI-05	75.08808.073
2nd	SEMTECH	RCIamp0524PATCT	75.00524.073
3rd			

Port2:Right







TABLE of TVS DIODE: ED3304

	Vendor	Vendor P/N	Wistron P/N
1st	AOS	AOZ8808DI-05	75.08808.073
2nd	SEMTECH	RCIamp0524PATCT	75.00524.073
3rd			

WWW.AITECH1.RU



FOR ON BOARD SINGLE USB 3.0 CONNECTOR
Continuous Current Limit 1.5A


TABLE of USB 3.0 port: U3302

	Vendor	Vendor P/N	Wistron P/N
1st	TI	TPS32069CDGMR	74.02069.A79
2nd	ROHM	BD8032FVJ-GE2	74.82032.07G

Current Limit Target
2.3A(2.1-2.45A)

vPro Capability		
GBE PHY	Yes	No
U3502	Jacksonville-LM	Jacksonville-V

LOGIC



X3501
TXC 7R25080002
EPSON Q22FA1280055900
KDS 1ZZNAE25000CC0B

	TXC	EPSON	KDS
X3501	082.30005.0791	082.30006.0331	082.30005.0771
R3511	470 ohm	470 ohm	470 ohm
C3516	12P	12P	12P
C3517	12P	12P	12P

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Han Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title GBE JACKSONVILLE

Size A3	Document Number	Rev 1
---------	-----------------	-------

TS1

Date: Thursday, November 03, 2016 Sheet 35 of 103



**ESD REASON**

Vendor	P/N	
Bothhand	NA69LF	068.0NA69.3001
TAIMAG	IH-189-A	68.IH189.30A

WWW.AITECH1.RU

04 PATTERN MUST BE
SHORT AND WIDE.

SC1KP2KV8KX-GP
HIGH VOLTAGE
1000PF CAP IS OPTIONAL

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Size

Document Number

GBE MAGNETICS

TS1


Date:

Thursday, November 11, 2010 11:00 AM

37

Rev

103



WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

RJ45 CONNECTOR

Size

Document Number

Custom






TS1


Rev

1


Date: Thursday, November 03, 2016

Sheet 38 of 103





WWW.AITECH1.RU



<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Han Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

N15S-GM(6/6) : GND

Size

A3

Date:

Thursday, November 03, 2016

Sheet


44

of

103


Rev

1




TS-1	For N165-GTR (Geforce) For N15M-Q3 (Quadro)	
VRAM	SAMSUNG, GDDR5, 256M x 32, 8Gb	MICRON, GDDR5, 256M x 32, 8Gb
UV1 UV2	K4G80325FB-HC03 (B-die)	MT51J256M32HF-60:A (A-die)
BOM Structure	VS@	VM@


For UV1




For UV2




For FBVDDQ




For FBVDDQ



For FBVDD



For FBVDD



Capacitor Type	Footprint	Population ¹		Location ²
		FBVDDQ	FBVDD	
FBVDD/Q Combined				
0.1 µF	XTR	0402	10	Under DRAM
1.0 µF	XTR	0603	4	Under DRAM
10 µF	XSR	0805	2	Close to DRAM
FBVDD/Q Separate				
0.1 µF	XTR	0402	6	Under DRAM
1.0 µF	XTR	0603	8	Under DRAM
10 µF	XSR	0805	2	Close to DRAM

Note:

1. Per sub-partition, for example, per two pieces of >16 DRAM or one piece of >32 DRAM.
2. Location is close to DRAM for all decoupling with >16 DRAM.


WWW.AITECH1.RU

BLANK

WWW.AITECH1.RU

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div>			
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title					
BLANK					
Size	Document Number		Rev		
A	TS1		1		
Date:	Thursday, November 03, 2016				
	Sheet	49	of 103		





```

for test point, page 99
99 SD_CMD_CONN_R  << SD CMD CONN_R
99 SD_CLK_CONN_R  << SD CLK CONN_R
99 SD_D0_CONN_R   << SD D0 CONN_R
99 SD_D1_CONN_R   << SD D1 CONN_R
99 SD_D2_CONN_R   << SD D2 CONN_R
99 SD_D3_CONN_R   << SD D3 CONN_R
99 -SD_CD_CONN_R  << -SD CD CONN_R
99 -SD_WP_CONN_R  << -SD WP CONN_R

```




WWW.AITECH1.RU



WWW.AITECH1.RU

Audio Jack



<Core Design>			
緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsuehshih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO CONNECTOR			
Size	Document Number		Rev
A3	TS1		1
Date	Thursday, November 03, 2016	Sheet 53 of	103




TABLE MIC HW ENABLE/DISABLE

	ENABLE	DISABLE
R5403	ASM	NO ASM
R5404	ASM	NO ASM
R5405	ASM	NO ASM
Q5403	ASM	NO ASM
Q5404	ASM	NO ASM

↑
LOGIC

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

AUDIO JACK SENSE

Size Custom


Document Number

TS1

Rev 1

Date: Thursday, November 03, 2016

Sheet 54 of 103




WWW.AITECH1.RU

<Core Design>

Title		Rev	
AUDIO EXT MIC I/F		1	
Size	Document Number	Date	
A4	TS1	Thursday, November 03, 2016	
Sheet		55	of 103

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
Taipei Hsien 221, Taiwan, R.O.C.




ALC3268 speaker output part

for test point, page 99

99 SP_OUT+	<<	_____
99 SP_OUT-	<<<	_____
99 SP_OUTL-	<<<	_____
99 SP_OUTL+	<<<	_____

Speaker 4 ohm ==> 40 mils
Speaker 8 ohm ==> 20 mils




WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
AUDIO SPEAKER			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet	56 of 103



Sheet 57 of 103




WWW.AITECH1.RU




Vendor	Type Name	Wistron PN
ROHM	2SCR523MT2L	084.02523.0011

VIDEO_ID	R6141	R6116
SWG	NO_ASM	ASM
UMA	ASM	NO_ASM


← LOGIC




NFC




TOUCH PAD




TS1 use DF286





TS1 use UCLAMP3301H.TCT



FINGER PRINT READER



SMART CARD READER




for test point, page 91

WWW.AITECH1.RU

FAN

FAN CURRENT IS 0.5A MAX
FUSE 2.0A



WWW.AITECH1.RU

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
FAN CONNECTOR			
Size	Document Number		Rev
A4	TS1		1
Date: Thursday, November 03, 2016		Sheet 64 of 103	

CSB	Mode Selection
H	I2C Mode
L	SPI Mode

← **Logic**

P/N	ADDR_SEL	Address
BMA255	H	32h (W) & 33h (R)
	L	30h (W) & 31h (R)
KX022-1020	H	3Eh (W) & 3Fh (R)
	L	3Ch (W) & 3Dh (R)

– LOGIC



WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

APS G-SENSOR

Size	A4
------	----

Document Number

TS1

Rev
1

1

Date: Thursday, November 03, 2016

Sheet 65

0

103




TABLE				
Pin No	TCG PTP Spec (v38)	Infineon SLB9670VQ2.0 FW7.60	ST Micro ST33HPTH2E32AHA6	Nuvoton NPCT650LB0YX
1	VDD	VDD	NC	VSB
2	GND	GND	NC	NC
3	GPIO	NC	NC	GPX/GPIO2
4	GPIO	NC	NC	PP
5	NC	NC	NC	TEST
6	VNC/GPIO	GPIO	NC	GPIO3
7	GPIO/VDD	PP	GPIO	NC
8	VDD	VDD	NC	VDD
9	GND	GND	NC	GND
10	VNC	NC	NC	NC
11	NC	NC	NC	NC
12	NC	NC	NC	Reserved
13	VNC/GPIO	NC	NC	GPIO4
14	VDD	NC	NC	VDD
15	NC	NC	NC	DNC
16	GND	NC	NC	GND
17	SPI_RST#	RST#	SPI_RST#	SPI_RST#
18	SPI_PIRQ#	PIRQ#	SPI_IRQ#	SPI_IRQ#
19	SPI_CLK	SCLK	SPI_CLK	SCLK
20	SPI_CS#	CS#	SPI_CS#	SCS#
21	MOSI	MOSI	MOSI	MOSI
22	VDD	VDD	VP5	VDD
23	GND	GND	NC	GND
24	MISO	MISO	MISO	MISO
25	NC	NC	NC	NC
26	NC	NC	NC	NC
27	NC	NC	NC	(SERIRQ)
28	NC	NC	NC	DNC
29	VNC/GPIO	NC	NC	GPIO0
30	VNC/GPIO	NC	NC	GPIO1
31	VNC	NC	NC	NC
32	GND	GND	NC	GND

WWW.AITECH1.RU

«Core Design»

緯創資通

Wistron Corporation

21F, 88, Sec.1, Han Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title

DISCRETE TPM 1.2

Size

A3

Document Number

TS1

Rev

1

Date

Thursday, November 03, 2016


Sheet

66


of

103


Lenovo Debug Tool I/F




Wistron LPC for Debug Card Connector



SMBUS SWITCH







ID	Target	
R273	DOCK_FWRD2 to J5_VINTD1_IN MOSFET	PQ07613
R272	DCIN_FWRD2 to J5_VINTD1_IN MOSFET	PQ07610,PQ07162
R277	TBLT_VBUS to VINTD1_IN MOSFET	PQ07610,PQ07162
R274	VCCPUCORE to DMS	PU07701
R275	VCCPFCORE to DMS	PU07801
R279	CPU DIE	CPU1
R272	VCCPFCORE to MOSFET	PQ09101,PQ09102
R273	VCC3M Switching MOSFET	PQ7596
R271	VCC5M Switching MOSFET	
R2714	M_BAT_FWRD to BAT_FWR MOSFET	PQ07201,PQ07202
R2715	S_BAT_FWR to BAT_FWR MOSFET	PQ07204,PQ07205
R278	VBAT_FWR to BAT_FWR MOSFET	
R276	Battery charger Buck MOSFET	PQ7303
R2713	Battery charge Buck MOSFET	PQ7302
R2715	Battery charge Boost MOSFET	PQ7301

PQ7101 and PQ7102

	Vendor	Vendor PN	Wistron PN
1st	AOS	AON7466	084.07466.0037
2nd	Rohm	RQ3E150GNA10	084.03150.0037



WWW.AITECH1.RU



PD7405

	Main	2nd
Wistron PN	074.00432.0A3B	074.00431.0D3B
Vendor	TI	ON
Vendor PN	TL432IDBZR	NCP431AISNT1G

WWW.AITECH1.RU

<Core Design>

緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichia, Taipei Hsien 221, Taiwan, R.O.C.


File	CHARGER MONITOR		
Size	Document Number	Rev	
Custom			
Date:	Thursday, November 03, 2016	Sheet	74 of 103

keep more than 2.0mm height for
if acoustic noise suppression MLCC use

	PQ7506
1st	Infineon BSC0923N 75.00923.073
2nd	


Just for RF rework (don't care cap U/VOL).





WWW.AITECH1.RU

keep more than 2.0mm height for
if acoustic noise suppression MLCC use



22uF (0603) x 35 pcs
22uF (0603) x 5 pcs (DY)

keep more than 2.0mm height for
if acoustic noise suppression MLCC use



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title **DC/DC VCCSA(NCP81380)**

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016		Sheet 79 of 103



BLANK

WWW.AITECH1.RU

<Core Design>

<div>緯創資通</div>		<div>Wistron Corporation</div>	
		<div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div>	
<div>Title</div> <div>N/A</div>			
<div>Size</div> <div>A4</div>	<div>Document Number</div> <div>TS1</div>		<div>Rev</div> <div>1</div>
<div>Date:</div> <div>Thursday, November 03, 2016</div>	<div>Sheet</div> <div>80</div>	<div>of</div> <div>103</div>	

Size	Document Number	Rev
Custom	TS1	1
Date: Thursday, November 03, 2016	Sheet 81 of	103



WWW.AITECH1.RU

<Core Design>


緯創資通

Wistron Corporation

21F, 88, Sec.1, Han Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title LOAD SW VCCST & VCCSTG

Size A3	Document Number	Rev 1
TS1		
Date: Thursday, November 03, 2016	Sheet 83 of 103	



WWW.AITECH1.RU

<Core Design>		
緯創資通 Wistron Corporation		
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title DC/DC VCC2R5A		
Size A3	Document Number	Rev
Date: Thursday, November 03, 2016	Sheet 88 of 103	



WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
DC/DC VCC1R8_SUS			
Size	Document Number		Rev
Custom	TS1		1
Date: Thursday, November 03, 2016		Sheet 87 of	103



TABLE : NB682 MODE M2 (Float) - ES

← SLP_S0#

← **DEFAULT**

BLANK

WWW.AITECH1.RU

<Core Design>


<div>緯創資通</div>		<div>Wistron Corporation</div>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
BLANK			
Size A	Document Number		Rev
	TS1		1
Date:	Thursday, November 03, 2016		
		Sheet 89 of	103

TS1




Q9301 Q9302		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001

0.8A




1A



WWW.AITECH1.RU

<Core Design>


緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW PCH SUS/TRACK POINT			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 93 of	103





Q9401		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001

<Core Design>

緯創資通		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW LAN			
Size A4	Document Number TS1		Rev 1
Date: Thursday, November 03, 2016		Sheet 94 of	103



Q9603		
Vendor	Venor PN	Wistron PN
Rohm	RF4E070GN (1st source)	084.4E070.0037
Fairchild	FDMA7672 (2nd source)	084.07672.M001



WWW.AITECH1.RU

«Core Design»


緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	LOAD SW B
-------	------------------

Size A3	Document Number TS1	Rev 1
Date: Thursday, November 03, 2016		Sheet 96 of 103

2.5A peak
1.1A Cont









Q9701
1st : Fairchild FDMA8878 84.08878.030
2nd : Vishay SiA462DJ 084.00462.003D




WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
LOAD SW WLAN			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 97 of	103



WWW.AITECH1.RU




<Core Design>

緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
PTH FOR SCREW HOLES			
Size	Document Number		Rev
A4	TS1		1
Date:	Thursday, November 03, 2016	Sheet 98 of	103

Near KB1(Keyboard connector)



Near TKP1(Track point connector)



Near DC1(Adapter in)



Near USB3(USB 3.0 conn)



Near USB2(USB 3.0 conn)



Near USB1(USB 3.0 conn)




Near FAN1(FAN Connector)




Near BAT2(Battery in)



Near MCS1 (MediaCard Slot)



Near RTC1(RTC Battery)



Near LCD1(eDP connector)




Near SUB1(Mic/CCD/Lid/Touch Screen)



For Power Switch

Top side




Bottom side



Near PW1(Power Button)




Near SUB2(SMART CARD)



Near SIM1(SIM Card)



PSE Requirement



WWW.AITECH1.RU

<Core Design>

緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsinchu,		Taipei Hsein 221, Taiwan, R.O.C.	
Title Test Pad(AFTP)			
Size	Document Number	TS1	Rev 1
Custom			
Date:	Thursday, November 03, 2016	Sheet 99 of	103


TABLE: TPS65982 I2C Address


Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	DEBUG_CTL2	DEBUG_CTL1		I2C_ADDR		R/W

UA201	RA203	I2C_ADDR
Master 0	0	000b
Slave 1	93.1K	001b
Slave 2	156K	010b
Slave 3	220K	011b
Slave 4	280K	100b
Slave 5	340K	101b
Slave 6	402K	110b
Slave 7	Open	111b

LOGIC

DA201	Vendor	Vendor PN	Wistron PN
1st	ON-Semi	NSR20F30NXT5G	083.20F30.008H
2nd	Vishay	VSKY20301608	083.20301.008P





WWW.AITECH1.RU